

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H04N 5/21, H04B 3/14, H03H 11/24	A2	(11) International Publication Number: WO 98/54893 (43) International Publication Date: 3 December 1998 (03.12.98)
(21) International Application Number: PCT/US98/10768 (22) International Filing Date: 26 May 1998 (26.05.98) (30) Priority Data: 08/866,888 30 May 1997 (30.05.97) US (71) Applicant: APEX PC SOLUTIONS, INC. [US/US]; 20031 – 142nd Avenue N.E., Woodinville, WA 98072 (US). (72) Inventors: SEIFERT, Robert, V.; 18324 N.E. 105th Court, Redmond, WA 98052 (US). SCHNEIDER, Walter, J.; 21636 Russet Lane, Brier, WA 98036 (US). BEASLEY, Danny, L.; 13101 – 42nd Avenue N.E., Mukilteo, WA 98275 (US). (74) Agent: TULLETT, Rodney, C.; Christensen O'Connor Johnson & Kindness, Suite 2800, 1420 Fifth Avenue, Seattle, WA 98101 (US).	(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published Without international search report and to be republished upon receipt of that report.	

(54) Title: VIDEO SIGNAL EQUALIZATION SYSTEM



(57) Abstract

An equalization system for compensating the attenuation of high-frequency signals in a twisted wire cable. An equalizing circuit comprises a number of operational amplifiers with a variable impedance connected in a feedback path. The variable impedance comprises a varactor diode whose capacitance changes with the magnitude of a reverse bias voltage. The reverse bias voltage is controlled using a digital-to-analog converter and a gain amplifier to increase the gain of the operational amplifiers at high frequencies. A microprocessor selects the appropriate reverse bias voltages depending on the length of the twisted wire cable to be compensated.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

VIDEO SIGNAL EQUALIZATION SYSTEM

Field of the Invention

The present invention relates to computer systems in general, and in particular to systems for transmitting high-frequency signals over twisted wire cables.

5

Background of the Invention

In many computer applications, it is desirable to transmit video signals that are created by one computer to a remote location. One example is in a networked computer system whereby one or more server computers that operate the network are located in a dedicated equipment room. Often, these equipment rooms are heavily 10 air-conditioned and are not particularly suited for a human operator that must monitor the operation of the server computers. As a result, there exist systems for controlling the server computers from a remote location so that an operator does not have to be physically present at the server computers. These systems reproduce the video displays created by a server computer and transmit them over a cable to a remote 15 video monitor so that the operator can supervise the operation of the server computers.

Another example of a situation where it is desirable to transmit video signals over some distance is in lecture hall displays. Here it may be desirable to provide several monitors throughout the lecture hall that reproduce the video displays 20 produced by a computer system that is located at the front of the lecture hall.

The most common way of transmitting video signals to a remote location is over a set of twisted wire cables. These cables have the advantage of being relatively inexpensive and are commonly found in many office or factory environments.

One of the problems with twisted wire cables is the loss that occurs at high frequencies. In typical video signals, bandwidths up to 100 MHz are required to transmit high resolution video images. However, at such frequencies, much of the high-frequency components of the video signals transmitted on a twisted wire cable 5 are lost or attenuated. The loss versus frequency for twisted wire cables is generally non-linear and also vary depending upon the length and type of cable used.

While it is possible to replace twisted pair cables with low loss coaxial or fiber-optic cables, such solutions are generally not cost effective. Therefore, there is a need for a system that can compensate for the losses in twisted wire cables so that 10 video or other high-frequency signals may be transmitted over relatively long distances.

Summary of the Invention

To compensate for the high-frequency losses that occur in twisted wire cables, the present invention comprises an equalization network that receives high-frequency 15 signals on a twisted wire cable. A differential amplifier converts a differential signal that is transmitted on a twisted wire cable into a single-ended signal. This single-ended signal is applied to a plurality of equalizing networks, each of which is tunable for a range of cable lengths.

Each equalizing network comprises a non-inverting amplifier and a variable 20 impedance placed in a feedback path of the amplifier. By modifying the impedance, the gain of the amplifier versus frequency can be set to compensate for the losses in the twisted wire cable. The variable impedance preferably comprises a varactor diode that changes capacitance in proportion to a reverse bias DC voltage applied across the diode. A digital-to-analog converter is coupled through a buffer amplifier to the 25 varactor diodes in order to control the reverse bias DC voltage applied to each diode. The digital values written to each of the digital-to-analog converters is controlled by a microprocessor in accordance with the length of twisted wire cable to be compensated.

Brief Description of the Drawings

30 The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

FIGURE 1 illustrates a computer system and a remote workstation that are connected together via a length of twisted wire cable on which high-frequency signals are transmitted;

5 FIGURE 2 is a block diagram of an equalization network according to the present invention;

FIGURES 3A-3C are more detailed schematic diagrams of the equalization networks according to the present invention; and

FIGURE 4 is a detailed schematic diagram of an alternative embodiment of the equalization network according to the present invention.

10 Detailed Description of the Preferred Embodiment

As indicated above, the present invention is a system for compensating for high-frequency losses in twisted wire cables. The system is particularly useful for recovering video signals transmitted on twisted wire cables up to 600 feet in length.

15 FIGURE 1 illustrates a typical environment where it is desirable to transmit video signals on a twisted pair cable. A computer system 10 includes a central processing unit 12, keyboard 14, mouse 16, and video monitor 18. The computer system 10 may be used for a variety of tasks such as controlling a local area network or operating as an Internet gateway, etc. Often, the computer system 10 is located in an environment that is not particularly suited for human operators. For example, the 20 environment may be heavily air-conditioned, or crowded with other computer systems.

25 In order to avoid having to operate the computer system 10 in its environment, it is often desirable to control the computer system 10 from a remote workstation 30. The workstation 30 generally includes a video monitor 32, keyboard 34, and mouse 36. Commands typed on the keyboard 34 or movements of the mouse 36 operate the remote computer system 10 as if they had been typed on the computer's own keyboard 14, or created by moving the mouse 16. In addition, the video monitor 32 at the workstation displays the same image that is displayed on the video monitor 18 of the remote computer system.

30 Key strokes entered on the keyboard 34 commands, or movements of the mouse 36 are collected and converted into a format suitable for transmission over a communication link by a signal conditioning unit 40. The keyboard and mouse commands are transmitted over the communication link 42 where they are received by a local signal conditioning unit 44 that converts the keyboard and mouse commands back into their original form and applies them to the computer system 10. Video

signals produced by the computer system 10 are received by the local signal conditioning unit 44 and transmitted over the communication link 42 to the signal conditioning unit 40. The signal conditioning unit 40 conditions the video signals and delivers them to the video monitor 32.

5 A commercially available system for connecting a workstation to a remote computer is the SWITCHBACK® product available from Apex PC Solutions, Inc., of Woodinville, Washington, the assignee of the present invention. In addition, further descriptions of the signal conditioning units 40 and 44 can be found in U.S. Patent Application Serial No. 08/519,193 or PCT/US96/13772, which are herein
10 incorporated by reference.

As discussed above, the most common type of communication link 42 for connecting remotely located computers are one or more twisted wire cables. These cables are commonly used for Ethernet or token ring-type local area or wide area networks. As discussed above, the problem with twisted wire cables is the signal loss
15 that occurs at high frequencies. For example, in a Category 5 twisted wire cable, a 100 MHz signal is attenuated by a factor of 30 when transmitted over a length of 500 feet. In order to successfully recover video signals transmitted over these types of cables, the signal loss must be recovered. In addition, it is important that the
20 amplitude of the recovered signal remain within +/-1 dB for all its frequency components.

While it may be possible to replace the twisted wire cables with less lossy cables such as large diameter coax or fiber-optic cables, it is often impractical or not cost effective to do so.

FIGURE 2 illustrates a block diagram of an equalization circuit 50 that
25 recovers high-frequency signals that are lost due to the attenuation that occurs in a twisted wire cable. The equalization circuit 50 is located within the signal conditioning unit 40 shown in FIGURE 1 and operates to increase the amplitude of the high-frequency components of video signals that are transmitted from the remote computer system. Although the present invention is described with respect to
30 recovering video signals, those skilled in the art will recognize that the equalization circuit is useful for recovering any high-frequency signal that is transmitted on a twisted wire cable.

As will be appreciated, an RGB color video signal comprises separate red, green, and blue video components. Each of these components is typically transmitted
35 on its own twisted wire cable. In addition, the horizontal and vertical synchronize

signals can be transmitted on separate twisted wire cables or can be mixed in with any of the red, green, or blue video signals as described in U.S. Patent Application Serial No. 08/519,193, referenced above. For purposes of the present application, only the equalization circuit for the red video signal is discussed. However, identical circuits 5 are also provided to equalize the blue and green video signals.

A twisted wire cable generally comprises a first and second copper wire 102, 104 that are twisted around each other. The video signal is transmitted on one of the wires while the inverse of the video signal is transmitted on the other wire. Assuming that the cable and receiving circuitry are properly balanced, the magnetic field created 10 by the video signal is substantially canceled by the inverse video signal transmitted on the other wire in order to reduce cross-talk with neighboring twisted wire cables.

The wire 102 is connected into a non-inverting input of a differential receiver 106 while the wire 104 is coupled to an inverting input of the differential receiver. The differential receiver 106 preferably comprises a CLC 522 amplifier 15 available from National Semiconductor of Denver, Colorado.

A 200 ohm resistor 108 is positioned between the non-inverting and inverting inputs of the differential receiver to control the input impedance of the receiver. The gain of the differential amplifier 106 is nominally set to .615 and can be adjusted by applying a varying voltage to a gain control pin 107. The voltage applied to pin 107 20 is controlled with an eight-bit digital-to-analog converter (not shown) that produces an output voltage of zero to five volts. The output of the digital-to-analog converter feeds a buffer amplifier having a gain of .396 and a DC offset. The output of the buffer amplifier is connected to the gain control pin 107.

The differential receiver 106 produces a single-ended video signal at its 25 output 110. The single-ended video signal is applied to an input of a number of equalizing networks 120a, 120b, and 120c. Each equalizing network is designed for a range of twisted wire cable lengths. For example, the equalizing network 120a is designed for cable lengths between 300 and 600 feet. The equalizing network 120b is designed for cable lengths between 150 and 250 feet while the equalizing 30 network 120c is designed for cable lengths between zero and 100 feet. In the presently preferred embodiment of the invention, only one of the equalizing networks 120a, 120b, or 120c is activated at a given time.

The equalizing network 120a generally comprises an operational amplifier 130 that is part of a non-inverting gain circuit. The low-frequency gain of the operational 35 amplifier is generally determined by the ratio of a pair of fixed resistors 132 and 134.

The resistor 132 is connected between an output of the amplifier 130 and an inverting input of the amplifier. The fixed resistor 134 is connected between the inverting input of the amplifier 130 and ground.

To compensate for a signal loss that occurs at higher frequencies, a network 5 of variable impedances is also connected between the inverting input of the operational amplifier 130 and ground. The variable impedance comprises a resistor 136 having one terminal coupled to the inverting terminal of the operational amplifier 130. Coupled in series with the resistor 136 is a fixed capacitor 138 and coupled in series between the capacitor 138 and ground is a varactor diode 140. The 10 capacitance of the varactor diode 140 changes with the level of a reverse bias DC voltage that is applied to the diode. The higher the reverse bias voltage, the lower the capacitance. At higher frequencies, the variable impedance defined by the resistor 136, fixed capacitor 138, and varactor diode 140 passes more current, thereby increasing the gain of the operational amplifier 130 to compensate for losses that 15 occur in the twisted wire cable.

To control the reverse bias voltage applied to the varactor diode 140, an eight-bit digital-to-analog converter 150 is provided. A binary value written to the digital-to-analog converter 150 creates a voltage that is increased by an LM342 operation amplifier 152 having a gain of approximately 4. The output of the 20 amplifier 152 is coupled through a resistor to the cathode of the varactor diode 140.

As will be described in further detail below, the particular reverse bias voltage applied to the varactor diode 140 is dependent upon the length of cable that extends between the workstation and the remote computer. To select the particular binary value written to the digital-to-analog converter 150, a microprocessor 170 that is 25 contained within the signal conditioning unit 40 shown in FIGURE 1 writes binary data to a series of digital-to-analog converters 150a, 150b, 150c and 150d. Each of these digital-to-analog converters produces a variable DC voltage on a set of lines, CTRL0, CTRL1, CTRL2 and CTRL3. To set the reverse bias voltages, the microprocessor is programmed to prompt the user for the approximate length of the 30 twisted wire cable currently in use. The user enters the number using the keyboard 34 or highlights an option on the video monitor 32. The microprocessor then uses a look-up table to determine the correct binary value that should be written to the digital-to-analog converters 150a-150d in order to apply the proper reverse bias voltage to the varactor diodes.

As indicated above, one of the equalization circuits 120a, 120b, or 120c is activated depending upon the length of twisted wire cable to be compensated. The activation is performed by placing the appropriate logic signal on an enable pin 152 of the operational amplifier 130. By enabling this pin, the output of the amplifier is taken 5 out of a high impedance state. For a particular cable length, two of the amplifiers associated with the equalization circuits 120a, 120b, or 120c are in a high impedance state while one amplifier is enabled. The output of the amplifiers in each of the equalization circuits are fed through a 10 ohm resistor and joined at a common node 160 where they are fed to a buffer amplifier. The output of the buffer amplifier 10 is sent to the appropriate input of a color monitor.

FIGURE 3A shows in greater detail the equalization circuit 120a that is designed to compensate for attenuation in twisted wire cables having lengths between approximately 300 and 600 feet.

The single-ended video signal produced by the output of the differential 15 amplifier 106, shown in FIGURE 2, is coupled to a non-inverting input of an operational amplifier U_0 . A 301 ohm resistor R62 is coupled between an inverting input of the amplifier U_0 and an output of the amplifier. Also disposed between the inverting input of the amplifier U_0 and ground is a 2 K ohm resistor R61. Also coupled to the inverting input of the amplifier U_0 is a variable impedance network that 20 comprises a 10 ohm resistor R41, a 0.01 microfarad capacitor C39 and a BB640 varactor diode D1. The resistor R41 is disposed between the inverting input of the amplifier U_0 and a lead on the capacitor C39. The varactor diode D1 is coupled between another lead of the capacitor C39 and ground.

As described above, a variable reverse bias DC voltage is applied to the 25 cathode of the varactor diode D1. The reverse bias voltage is supplied on the CTRL0 lead from the digital-to-analog converter 150a which is controlled by the microprocessor 170. The output of the digital-to-analog converter 150a is amplified by a buffer amplifier 152 (FIGURE 1). The voltage on the CTRL0 lead is coupled through a 100 K ohm resistor R39 that is connected between the buffer amplifier and 30 the junction of the capacitor C39 and the varactor diode D1.

A second variable impedance comprising a 499 ohm resistor R40, a 35 56 picofarad capacitor C32 and a BB512 varactor diode D2 is also coupled to the amplifier U_0 . One lead of the resistor R40 is coupled to the junction of the resistor R41 and the capacitor C39. The other lead of the resistor R40 is coupled to the capacitor C32. The cathode of the varactor diode D2 is coupled to the other lead

of the capacitor C32, while the anode of the varactor diode D2 is connected to ground. The reverse bias voltage for the varactor diode D2 is supplied on the CTRL1 lead through a 100 K ohm resistor R28 to the junction of the cathode of the varactor diode D2 and the capacitor C32.

- 5 The output of amplifier U₀ is coupled through a 49.9 ohm resistor R63 to a non-inverting input of a tri-stateable amplifier U1. Disposed between the output of the amplifier U1 and an inverting input of the amplifier is a 301 ohm resistor R44. Disposed between the non-inverting input of the amplifier U1 and ground is a 4.99 K ohm resistor R43. A variable impedance comprising a 200 ohm resistor R42,
- 10 a 33 picofarad capacitor C35 and a BB512 varactor diode D4 is also coupled to the inverting input of the amplifier U1. The resistor R42 is coupled between the inverting input of the amplifier and a lead of the capacitor of the C35. The other lead of the capacitor C35 is coupled to the cathode of the varactor diode D4, while the anode of the varactor D4 is grounded. The reverse bias voltage for the diode D4 is supplied on
- 15 a CTRL2 lead through a 100 K ohm resistor R31 to the junction of capacitor C35 and the cathode of the varactor diode D4.

- 20 The equalization circuit 120a also includes another variable impedance comprising a 1 K ohm resistor R30, a 180 picofarad capacitor C34 and a BB512 varactor diode D3. One lead of the resistor R30 is connected to the junction of the resistor R42 and the capacitor C35. Another lead of the resistor R30 is coupled to a lead of the capacitor C34, while the other lead of capacitor C34 is coupled to the cathode of the varactor diode D3. The anode of the varactor diode D3 is grounded. The reverse bias voltage for the varactor diode is supplied on a CTRL3 lead through a 100 K ohm resistor R29 to the junction of the capacitor C34 and the varactor diode D3.
- 25

- 30 The output of the amplifier U1 is fed through a 10 ohm resistor R45 to the node 160 (shown in FIGURE 2) where it combines with the outputs of the other equalization circuits 120b, and 120c. The tri-stateable amplifier U1 can be placed in a high impedance state by placing the appropriate logic signal on a control lead K1. When this lead is active low, the amplifier U1 is enabled. The particular reverse bias voltages applied to the varactor diodes D1, D2, D3, and D4, in order to compensate for signal losses in cables of 300-600 feet is set forth below.
- 35 FIGURE 3B illustrates the equalization circuit 120b used to compensate for attenuation occurring in twisted wire cables having lengths between 150 and 250 feet. The single-ended signal produced by the differential receiver 106 shown in FIGURE 2

is coupled through a 121 ohm resistor R64 to a non-inverting input of a tri-stateable operational amplifier U2. Disposed between an output of the amplifier U2 and an inverting input is a 301 ohm resistor R66. Also coupled between the inverting input of the amplifier U2 and ground is a 4.99 K ohm resistor R71.

- 5 To compensate for the signal losses that occur in the cable, a plurality of variable impedances are provided. The first variable impedance comprises a 54.9 ohm resistor R69 that is coupled between the inverting input of the amplifier U2 and a 39 picofarad capacitor C43. The other lead of the capacitor C43 is coupled to a cathode of a BB640 varactor diode D5. An anode of the diode D5 is coupled to a collector terminal of an NPN transistor Q1. A 2 K ohm resistor R50 couples a logic signal MID0 to a base terminal of the transistor. The MID0 signal is set by a latching circuit 165 (FIGURE 2) that is controlled by the microprocessor 170. The reverse bias voltage on the diode D5 is supplied on a CTRL0 line through a 100 K ohm resistor R46 that is coupled to the junction of the capacitor C43 and the cathode of varactor diode D5.
- 10
- 15

- 15 A second variable impedance comprises a 75 ohm resistor R70, a 15 picofarad capacitor C44, a BB639 varactor diode D6, and a transistor Q2. A lead of the resistor R70 is coupled to the junction of the resistor R69 and the capacitor C43. Another lead of the resistor R70 is coupled to a lead of the capacitor C44. A cathode of the varactor diode D6 is coupled to the other lead of the capacitor C44 while the anode of the varactor diode D6 is coupled to the collector terminal of the transistor Q2. A logic signal MID1 is coupled through a 2 K ohm resistor R34 to a base terminal of the transistor Q2. The emitter terminal of the transistor Q2 is grounded. The reverse bias voltage applied to the cathode of diode D6 is also supplied on the CTRL0 line through a 100 K ohm resistor R47 that is connected to the junction of capacitor C44 and the cathode of the varactor diode D6.
- 20
- 25

- 25 A third variable impedance comprises a 100 ohm resistor R72, a 27 picofarad capacitor C45, and a BB640 varactor diode D7. A lead of the resistor R72 is coupled to the junction of resistor R70 and capacitor C44, while another lead of the resistor R72 is coupled to a lead of capacitor C45. A cathode of the varactor diode D7 is coupled to the other lead of the capacitor C45, while the anode of the varactor diode D7 is grounded. The reverse bias voltage provided to the varactor diode D7 supplied on the CTRL1 line through a 100 K ohm resistor R48 that is coupled to the junction of capacitor C45 and the cathode of varactor diode D7.
- 30

A fourth variable impedance comprises a 301 ohm resistor R73, a 39 picofarad capacitor C50, and a BB512 varactor diode D8. A lead of the resistor R73 is coupled to the junction of resistor R72 and capacitor C45. Another lead of resistor R73 is coupled to a lead of the capacitor C50. The other lead of capacitor C50 is coupled to the cathode of the varactor diode D8. The reverse bias voltage applied to the varactor diode D8 supplied in the CTRL2 line through a 100 K ohm resistor R49 that is coupled to the junction of the capacitor C50 and the cathode of diode D8.

Finally, a fifth variable impedance comprising a 1.5 K ohm resistor R74, a 100 picofarad capacitor C59, and a BB512 varactor diode D11 is included in the 10 equalization circuit 120b. A lead of the resistor R74 is coupled to the junction of the resistor R73 and the capacitor C50. Another lead of the resistor R74 is coupled to a lead the capacitor C59. The other lead of the capacitor C59 is coupled to the cathode of the varactor diode D11, while the anode of the varactor diode D11 is grounded. The reverse bias voltage applied to the varactor diode D11 is supplied on the CTRL3 15 line through a 100 K ohm resistor R92 that is coupled to the junction of the capacitor C59 and the cathode of varactor diode D11. The tri-stateable amplifier U2 is set in either its high impedance or active state by applying an appropriate logic signal on a control pin K2.

The magnitude of the reverse bias voltages applied to the varactor diodes D5, 20 D6, D7, D8, and D11 are described in detail below along with the logic signals applied to the base terminals of the transistors Q1 and Q2.

FIGURE 3C shows in greater detail the equalization circuit 120c that is used to recover video signals that are attenuated in twisted wire cables having lengths up to 100 feet. The single-ended video signal produced by the output of the differential 25 receiver 106 shown in FIGURE 2 is applied through a 100 ohm resistor R82 into a non-inverting terminal of a tri-stateable operational amplifier U3. Also coupled between the non-inverting input and ground is a 124 ohm resistor R83. Disposed between an output of the amplifier U3 and an inverting input is a 499 ohm resistor R68. A 332 ohm resistor R85 is coupled between the non-inverting input and ground.

To compensate for losses that occur in the cable, a variable impedance comprising a 130 ohm resistor R84, an 18 picofarad capacitor C55, a BB640 varactor diode D9, and an NPN transistor Q3 are provided. A lead of the resistor R84 is coupled to the inverting input of the amplifier U3, while another lead of the resistor R84 is coupled to a lead of the capacitor C55. The cathode of varactor diode D9 is 30 coupled to the other lead of capacitor C55, while the anode of varactor diode D9 is 35

coupled to a collector terminal of the transistor Q3. The emitter terminal of transistor Q3 is grounded. The transistor Q3 is activated by a LOW0 logic signal which is applied through a 2 K ohm resistor R75 to a base terminal of the transistor Q3. The reverse bias voltage applied to the varactor diode D9 is supplied on the CTRL0 line 5 through a 100 K ohm resistor R86 that is coupled to the junction of the capacitor C55 and the cathode of the varactor diode D9.

Another variable impedance comprises a 301 ohm resistor R88, a 33 picofarad 10 capacitor C57, and a BB640 varactor diode D16. A lead of the resistor R88 is coupled to the junction of resistor R84 and capacitor C55. Another lead of resistor R88 is coupled to a lead of the capacitor C57. The other lead of capacitor C57 is coupled to the cathode of varactor diode D16. The anode of varactor diode D16 is coupled to a collector terminal of an NPN transistor Q4 while an emitter terminal of the transistor is grounded. The reverse bias voltage applied to the varactor diode D16 is supplied on the CTRL1 line through a 100 K ohm resistor R102 that is coupled to 15 the junction of capacitor C57 and varactor diode D16.

The last variable impedance included in the equalization circuit 120c comprises a 1 K ohm resistor R89, a 120 picofarad capacitor C56, and a BB512 20 varactor diode D10. A lead of the resistor R89 is coupled to the junction of the resistor R88 and the capacitor C57. Another lead of the resistor R89 is coupled to a lead of the capacitor C56. The cathode of the varactor diode D10 is coupled the other lead of the capacitor C56. The anode of varactor diode D10 is also coupled to the collector terminal of the transistor Q4. The transistor Q4 is driven by the LOW1 25 logic signal which is applied through a 2 K ohm resistor R35 to a base terminal of the transistor Q4. The equalization circuit 120c is activated by placing an appropriate logic signal on an enable pin K3 of the tri-stateable amplifier U3.

As indicated above, the tri-stateable amplifiers in each equalization 30 circuits 120a, 120b, and 120c are selectively enabled and the varactor diodes of the circuits are supplied with the appropriate reverse bias voltages to compensate for signal losses that occur in the twisted pair lines. The following table defines the reverse bias voltage to be supplied on the CTRL0, CTRL1, CTRL2, and CTRL3 lines for Category 5 twisted wire cables having lengths between 25 and 600 feet. The values listed in the table are set forth in base 16. These values can be converted to absolute voltages produced at the output of the buffer amplifiers by converting the number listed to base 10, and multiplying by approximately 0.0758.

-12-

**Cable Length Look Up Table (CAT 5) CMC'S INSTALLED
DAC Table (Base 16)**

LENGTH OF CABLE	CTRL0	CTRL1	CTRL2	CTRL3
25	00	00	00	00
50	00	00	00	00
100	40	90	90	20
150	30	90	50	50
200	00	90	50	00
250	00	00	00	00
300	50	50	10	20
350	25	40	40	20
400	20	30	40	10
450	07	10	50	10
500	05	00	50	00
550	05	00	00	00
600	05	00	00	00

The following table describes the logic used to enable the various tri-stateable operational amplifiers in each of the equalization circuits 120a, 120b, and 120c as well as the logic levels to be applied to the transistors in the equalization circuits. A 0 in the table indicates a logic low signal, while a 1 indicates a logic high signal, and an X indicates a don't care condition. These logic levels are set by the latch circuit 165 shown in FIGURE 2, where the U1 line enables the amplifier U1, the U2 line enables the amplifier U2 and the U3 line enables the amplifier U3.

Latch Table

CABLE LENGTH	U ₃	U ₂	U ₁	LOW1	LOW0	MID1	MID0
25	1	0	0	0	1	X	X
50	1	0	0	1	1	X	X
100	0	1	0	X	X	1	0
150	0	1	0	X	X	1	0
200	0	1	0	0	0	1	1
250	0	1	0	0	0	1	1
300	0	0	1	X	X	X	X
350	0	0	1	X	X	X	X
400	0	0	1	X	X	X	X
450	0	0	1	X	X	X	X

FIGURE 4 illustrates an alternative, and currently preferred, equalization network according to the present invention. The equalization network shown in

FIGURE 4 is similar in operation to the equalization networks described above and shown in FIGURES 3A-3C but contains fewer components and can fit on a smaller printed circuit board.

The equalization network comprises a differential receiver 206 that receives a

5 video signal on a twisted wire pair coupled to an inverting and noninverting input of the differential receiver. If need be, a transformer T3 can be placed in line with the video signals on the twisted wire cable to remove any common mode noise signals. A 100 ohm resistor R124 is coupled between the inverting and noninverting input of the differential receiver 206. A pair of 10 K ohm resistors R123 and R125 are coupled

10 from the inverting and noninverting inputs to ground in order to control the input impedance of the differential amplifier. The gain of the differential amplifier is set by a 787 ohm resistor R150 placed between pins 10 and 12, and a 464 ohm resistor R128 placed between pins 4 and 5. In addition, the DC gain of the differential receiver 206 can be adjusted by varying the DC voltage on pin 2.

15 The single-ended video signal produced at the output of the differential receiver 206 is applied to an operational amplifier U4 that is connected in a noninverting configuration. The single-ended video signal is applied to a noninverting input of the amplifier U4. The DC gain of the amplifier is set by a 301 ohm resistor R173 coupled between an output of the amplifier and the inverting input. Similarly, a

20 4.99 K ohm resistor R160 is coupled between the inverting input and ground.

To compensate for high frequency losses in the twisted wire cable, the amplifier U4 includes several variable impedances that are connected in the feedback loop of the amplifier. The first variable impedance comprises a 10 ohm resistor R178, a 100 picofarad capacitor C165, a BB512 varactor diode D14, and an NPN

25 transistor Q16. One lead of the resistor R178 is connected to the inverting input of the amplifier U4. The other lead of the resistor R178 is coupled to a lead of the 100 picofarad capacitor C165. The other lead of the capacitor C165 is coupled to the cathode of a BB512 varactor diode D14. The anode of the diode D14 is coupled to a collector terminal of the NPN transistor Q16. The emitter terminal of the transistor

30 Q16 is grounded. Transistor Q16 is turned on by placing the appropriate digital voltage signal on a BOOST0 lead which is coupled to the base terminal of the transistor Q16 through a 2 K ohm resistor R206. A variable reverse bias voltage is supplied on a CTRL10 line through a 100 K ohm resistor R174 connected to the junction of capacitor C165 and the cathode of varactor diode D14.

A second variable impedance comprises a 499 ohm resistor R184, an 82 picofarad capacitor C179, a BB512 varactor diode D21 and an NPN transistor Q22. One lead of the resistor R184 is coupled to the junction of resistor R178 and the capacitor C165. The other lead of the resistor R184 is coupled to a lead of the 5 capacitor C179. The other lead of capacitor C179 is coupled to a cathode of varactor diode D21, while the anode of varactor diode D21 is coupled to the collector terminal of transistor Q22. The emitter terminal of transistor Q22 is grounded. Transistor Q22 is turned on by an appropriate digital logic signal supplied on a BOOST3 lead, that is connected through a 2 K ohm resistor R238 to the base terminal of the 10 transistor Q22. A variable reverse bias voltage is supplied on a CTRL13 line through a 100 K ohm resistor R218 that is coupled to the junction of capacitor C179 and the cathode of varactor diode D21.

A third variable impedance comprises a 1.5 K ohm resistor R205, a 180 picofarad capacitor C189, a BB512 varactor diode D24 and an NPN transistor 15 Q31. A lead of the resistor R205 is coupled to the junction of resistor R184 and capacitor C179. Another lead of resistor R205 is coupled to a lead of the capacitor C189. The other lead of capacitor C189 is coupled to the cathode of varactor diode D24, while the cathode of the varactor diode D24 is coupled to a collector terminal of transistor Q31. The emitter terminal of transistor Q31 is grounded. The transistor 20 Q31 is turned on by supplying a digital logic signal on a BOOST5 line through a 2 K ohm resistor R246 that is coupled to a base terminal of the transistor Q31. A variable reverse bias voltage is supplied to the varactor diode D24 on an LF10 line through a 100 K ohm resistor R231 that is coupled to the junction of capacitor C189 and the anode of varactor diode D24.

25 For short cables, it is sometimes necessary to desensitize the amplifier U4 to the variable impedance as described above. Therefore, a 301 ohm resistor R157 is coupled between an inverting input of the amplifier U4 and a collector terminal of a transistor Q13. An emitter terminal of transistor Q13 is grounded. The transistor is turned on by a digital logic signal applied on a BOOST6 line through a 2 K ohm 30 resistor R151 that is coupled to a base terminal of the transistor Q13.

The output of the amplifier U4 is coupled through a 49.9 ohm resistor R172 to a noninverting input of an operational amplifier U5. Again, the amplifier is connected in a noninverting configuration with a 301 ohm resistor R193 coupled between an output of the amplifier and an inverting input. Connected between the 35 inverting input and ground is a 4.99 K ohm resistor R204. To compensate for

additional losses in the twisted wire cable, a plurality of variable impedances are also connected in the feedback path of the amplifier. A first variable impedance comprises a 10 ohm resistor R203, a 10 picofarad capacitor C186, a BB640 varactor diode D20 and an NPN transistor Q26. One lead of the resistor R203 is coupled to an inverting 5 input of the amplifier U5. Another lead of the resistor R203 is coupled to a lead of the capacitor C186. The other lead of capacitor C186 is coupled to the cathode of the varactor diode D20, while the anode of diode D20 is coupled to a collector terminal of the transistor Q26. The emitter terminal of transistor Q26 is grounded. A variable reverse bias voltage is supplied on a CTRL11 lead through a 100 K ohm 10 resistor R221 that is coupled to the junction of capacitor C186 and diode D20. The transistor Q26 is turned on by a digital logic signal supplied on a BOOST1 line through a 2 K ohm resistor R245 coupled to a base of the transistor Q26.

A second variable impedance comprises a 200 ohm resistor R212, a 33 picofarad capacitor C194, a BB640 varactor diode D27, and an NPN 15 transistor Q30. One lead of the resistor R212 is coupled to the junction of resistor R203 and capacitor C186. The other lead of resistor R212 is coupled to a lead of the capacitor C194. The other lead of capacitor C194 is coupled to the cathode of diode D27, while the anode of diode D27 is coupled to a collector terminal of the transistor Q30. The emitter terminal of transistor Q30 is grounded. A variable reverse bias 20 voltage is supplied to the diode D27 on a CTRL12 line through a 100 K ohm resistor R229, which is coupled to the junction of the capacitor C194 and diode D27. The transistor Q30 is turned on by a digital logic signal supplied on a BOOST2 line through a 2 K ohm resistor R249 that is coupled to a base terminal of the transistor Q30.

25 A third variable impedance comprises a 909 ohm resistor R217, a 180 picofarad capacitor C195, a BB512 varactor diode D30 and an NPN transistor Q34. One lead of the resistor R217 is coupled to the junction of resistor R212 and capacitor C194. The other lead of resistor R217 is coupled to a lead of the capacitor C195. The other lead of capacitor C195 is coupled to the cathode of varactor diode 30 D30, while the anode of diode D30 is coupled to a collector terminal of transistor Q34. The emitter terminal of transistor Q34 is grounded. A variable reverse bias voltage is supplied on an LF11 line through a 100 K ohm resistor R230 that is coupled to the junction of capacitor C195 and diode D30. The transistor Q34 is turned on by a digital logic signal applied on a BOOST4 lead through a 2 K ohm 35 resistor R250 coupled to a base terminal of the transistor Q34.

The output of the amplifier U5 is coupled through a 49.9 ohm resistor R171 to a buffer amplifier (not shown). The output of the buffer amplifier is sent to the appropriate input of a color monitor.

The following table defines the reverse bias DC voltages that are applied to 5 the varactor diodes in order to compensate for various lengths of twisted wire cables.

LENGTH OF CABLE	CTRL10	CTRL11	CTRL12	CTRL13	LF10	LF11	DC
25	X	FF	X	X	5C	X	40
50	X	FF	X	X	X	69	40
100	C5	9E	X	X	2E	69	40
150	X	FF	X	5C	48	X	50
200	X	FF	X	6A	48	X	50
250	X	01	X	5C	28	5C	50
300	FF	X	7	69	9F	42	55
350	C0	X	7	52	80	36	55
400	A2	X	7	40	40	30	55
450	60	FF	7	30	25	25	55
500	45	7F	7	27	15	21	60
550	45	5C	7	27	0D	0A	60
600	21	5C	7	27	0D	05	60

The following table describes the logic used to enable the transistors to turn on the varactor diodes in each of the variable impedances to boost the gain of the 10 amplifiers.

LENGTH OF CABLE	BOOST0	BOOST1	BOOST2	BOOST3	BOOST4	BOOST5	BOOST6
25	0	1	0	0	0	1	1
50	0	1	0	0	1	0	1
100	0	1	0	0	0	1	1
150	0	1	0	1	0	1	1
200	0	1	0	1	0	1	0
250	0	1	0	1	0	0	0
300	1	0	1	1	1	1	0
350	1	0	1	1	1	1	0
400	1	0	1	1	1	1	0
450	1	1	1	1	1	1	1
500	1	1	1	1	1	1	1
550	1	1	1	1	1	1	1
600	1	1	1	1	1	1	1

A 0 in the table indicates a logic low signal, while a 1 indicates a logic high signal, and an x indicates a don't care condition. The logic signals are supplied by a latching circuit that is controlled by the microprocessor 170, shown in FIGURE 2.

As will be appreciated, in order to compensate the three colors provided in the 5 video signal, two additional circuits of the type shown in FIGURE 4 are required for the other two video colors.

As can be seen from the above description, the present invention allows high-frequency signals such as video signals to be transmitted on twisted wire cables up to 600 feet in length. However, those skilled in the art will recognize that additional 10 lengths could be accommodated using the same techniques. Because the loss curve of the twisted wire cables does not exhibit a simple slope with respect to frequency, numerous compensation stages must be provided to create a piecewise linear fit. Using the compensation system of the present invention, response curves that are flat to within ± 1 dB up to 100 MHz or more, can be obtained using Category 5 cable up 15 to 600 feet in length.

While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention. It is therefore intended that the scope of the claims be determined from the following claims and equivalents thereto.

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows:

1. A system for compensating high-frequency signal losses in a twisted wire cable, comprising:

a differential receiver that receives a differential signal on a twisted wire cable; one or more equalizing networks that receive a signal from an output of the differential receiver, the equalizing networks including a feedback controller amplifier having a variable impedance disposed in a feedback path, the variable impedance including a varactor diode having a capacitance that varies in accordance with a reverse bias voltage applied to the diode, and a circuit that applies a variable reverse bias voltage to the varactor diode in accordance with a length of the twisted wire cable to be compensated.

2. The system of Claim 1, wherein the feedback controlled amplifier comprises an operational amplifier having an inverting and a non-inverting input, and wherein the variable impedance comprises a fixed capacitor disposed between the non-inverting input and the varactor diode.

3. The system of Claim 2, wherein the variable impedance comprises a fixed resistor disposed between the non-inverting input of the operational amplifier and the fixed capacitor.

4. The system of Claim 1, wherein the circuit that applies a variable reverse bias voltage to the varactor diode comprises a digital-to-analog converter.

5. The system of Claim 4, wherein the circuit that applies a variable reverse bias voltage to the varactor diode further comprises a microprocessor that supplies a binary value to the digital-to-analog converter, wherein the binary value is selected in accordance with the length of the twisted wire cable to be compensated.

6. The system of Claim 5, wherein the circuit that applies a variable reverse bias voltage to the varactor diode further comprises a buffer amplifier disposed between the digital-to-analog converter and the varactor diode






Fig 2








Fig 3C





Fig 3B






Fig. 4.

CORRECTED
VERSION*

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H04N 5/21, H04B 3/14, H03H 11/24		(11) International Publication Number: WO 98/54893
		(43) International Publication Date: 3 December 1998 (03.12.98)
(21) International Application Number: PCT/US98/10768		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 26 May 1998 (26.05.98)		
(30) Priority Data: 08/866,888 30 May 1997 (30.05.97) US		
(71) Applicant: APEX PC SOLUTIONS, INC. [US/US]; 20031 - 142nd Avenue N.E., Woodinville, WA 98072 (US).		
(72) Inventors: SEIFERT, Robert, V.; 18324 N.E. 105th Court, Redmond, WA 98052 (US). SCHNEIDER, Walter, J.; 21636 Russet Lane, Brier, WA 98036 (US). BEASLEY, Danny, L.; 13101 - 42nd Avenue N.E., Mukilteo, WA 98275 (US).		
(74) Agent: TULLETT, Rodney, C.; Christensen O'Connor Johnson & Kindness, Suite 2800, 1420 Fifth Avenue, Seattle, WA 98101 (US).		
		Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
		(88) Date of publication of the international search report: 17 June 1999 (17.06.99)

(54) Title: VIDEO SIGNAL EQUALIZATION SYSTEM



(57) Abstract

An equalization system for compensating the attenuation of high-frequency signals in a twisted wire cable. An equalizing circuit comprises a number of operational amplifiers with a variable impedance connected in a feedback path. The variable impedance comprises a varactor diode whose capacitance changes with the magnitude of a reverse bias voltage. The reverse bias voltage is controlled using a digital-to-analog converter and a gain amplifier to increase the gain of the operational amplifiers at high frequencies. A microprocessor selects the appropriate reverse bias voltages depending on the length of the twisted wire cable to be compensated.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkin Faso	GR	Greece	MX	Mexico	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 98/10768

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 6 H04N5/21 H04B3/14 H03H11/24

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04B H03H H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 310 237 A (BABCOCK & WILCOX CO) 5 April 1989 see abstract see column 1, line 13 - line 34 see column 6, line 42 - column 7, line 18; figures 6,8 ----	1-6
A	US 4 888 560 A (OGURA YOICHI) 19 December 1989 see column 1, line 38 - line 61; figure 11 see column 9, line 23 - line 45 ----	1-6

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier document but published on or after the international filing date
 "L" document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
27 April 1999	06/05/1999

Name and mailing address of the ISA
 European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

De Iulis, M

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 98/10768

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP 0310237	A 05-04-1989	US 4785265	A	15-11-1988
		AU 2140588	A	06-04-1989
		CA 1288482	A	03-09-1991
		CN 1032414	A, B	12-04-1989
		DE 3888436	D	21-04-1994
		DE 3888436	T	15-09-1994
		ES 2051302	T	16-06-1994
		IN 169575	A	16-11-1991
		IN 170678	A	02-05-1992
		JP 1109926	A	26-04-1989
		JP 1880245	C	21-10-1994
		JP 6005821	B	19-01-1994
		KR 9614404	B	15-10-1996
		MX 167446	B	23-03-1993
		SG 101094	G	25-11-1994
US 4888560	A 19-12-1989	JP 1020734	A	24-01-1989
		JP 2723228	B	09-03-1998
		DE 3824091	A	02-02-1989